
San Pablo Catholic University (UCSP) **Undergraduate Program in Computer Science** SILABO

CS221. Computer Architecture (Mandatory)



2. Professors

Lecturer

• Yván Jesús Túpac Valdivia <vtupac@ucsp.edu.pe> - PhD in Ingeniería Eléctrica, Pontificia Universidad Católica de Rio de Janeiro, Brasil, 2005.

3. Course foundation

A computer scientist must have a solid knowledge of the organization and design principles of diverse computer systems, by understanding the limitations of modern systems they could propose next-gen paradigms. This course teaches the basics and principles of Computer Architecture. This class address digital logic design, basics of Computer Architecture and processor design (Instruction Set architecture, microarchitecture, out-of-order execution, branch prediction), execution paradigms (superscalar, dataflow, VLIW, SIMD, GPUs, systolic, multithreading) and memory system organization.

4. Summary

1. Digital logic and digital systems 2. Machine level representation of data 3. Assembly level machine organization 4. Functional organization 5. Memory system organization and architecture 6. Interfacing and communication 7. Multiprocessing and alternative architectures 8. Performance enhancements

5. Generales Goals

- Provide a first approach in Computer Architecture.
- Study the design and evolution of computer architectures, which lead to modern approaches and implementations in computing systems.
- Provide fine-grained details of computer hardware, and its relation with software execution.
- Implement a simple microprocessor using Verilog language.

6. Contribution to Outcomes

This discipline contributes to the achievement of the following outcomes:

- 1) Analyze a complex computing problem and to apply principles of computing and other relevant disciplines to identify solutions. (Usage)
- 6) Apply computer science theory and software development fundamentals to produce computing-based solutions. (Assessment)

7. Content

Stallings2010, Pong06

Competences:	
Content	Generales Goals
 Overview and history of computer architecture Combinational and sequential logic/Field programmable gate arrays as a fundamental combinational + sequential logic building block Abstraction models Computer-aided design tools that process hardware and architectural representations Register transfer notation/Hardware Description Language (Verilog/VHDL) Physical constraints (gate delays, fan-in, fan-out, energy/power) 	 Describe the progression of technology devices from vacuum tubes to VLSI, from mainframe computer architectures to the organization of warehouse-scal computers [Familiarity] Comprehend the trend of modern computer architectures towards multi-core and that parallelism inherent in all hardware systems [Usage] Explain the implications of the "power wall" in term of further processor performance improvements and the drive towards harnessing parallelism [Usage] Articulate that there are many equivalent representations of computer functionality, including logical expressions and gates, and be able to use mathematical expressions to describe the functions of simplic combinational and sequential circuits [Familiarity] Design the basic building blocks of a computer arithmetic-logic unit (gate-level), registers (gate level), memory (register transfer-level) [Usage] Use CAD tools for capture, synthesis, and simulation to evaluate simple building blocks (eg, arithmetic logic unit, registers, movement between registers) or a simple computer design [Familiarity] Evaluate the functional and timing diagram behavior of a simple processor implemented at the logic circuit level [Assessment]

ContentGenerales Goals• Bits, bytes, and words• Explain why everything is data, including instructions, in computers [Assessment]• Numeric data representation and number bases• Explain why everything is data, including instructions, in computers [Assessment]• Fixed- and floating-point systems• Explain the reasons for using alternative formats the represent numerical data [Familiarity]• Signed and twos-complement representations• Describe how negative integers are stored in sign magnitude and twos-complement representation [Usage]• Representation of registers and arrays• Explain how fixed-length number representations affect accuracy and precision [Usage]• Describe the internal representation of non-numeridata, such as characters, strings, records, and array [Usage]• Convert numerical data from one format to anothe [Usage]	Competences:	
 Numeric data representation and number bases Fixed- and floating-point systems Signed and twos-complement representations Representation of non-numeric data (character codes, graphical data) Representation of registers and arrays Explain how fixed-length number representations at fect accuracy and precision [Usage] Describe the internal representation of non-numeric data, such as characters, strings, records, and arrays [Usage] Convert numerical data from one format to another 	Content	Generales Goals
	 Numeric data representation and number bases Fixed- and floating-point systems Signed and twos-complement representations Representation of non-numeric data (character codes, graphical data) 	 tions, in computers [Assessment] Explain the reasons for using alternative formats the represent numerical data [Familiarity] Describe how negative integers are stored in sign magnitude and twos-complement representation [Usage] Explain how fixed-length number representations at fect accuracy and precision [Usage] Describe the internal representation of non-numerical data, such as characters, strings, records, and array [Usage]

Competences:	
Content	Generales Goals
 Implementation of simple datapaths, including instruction pipelining, hazard detection and resolution Control unit: microprogrammed Instruction pipelining Introduction to instruction-level parallelism (ILP) 	 Compare alternative implementation of datapath [Assessment] Discuss the concept of control points and the generation of control signals using hardwired or microprogrammed implementations [Familiarity] Explain basic instruction level parallelism usin pipelining and the major hazards that may occur [Usage] Design and implement a complete processor, including datapath and control [Usage] Determine, for a given processor and memory syster implementation, the average cycles per instruction [Assessment]

Readings: Harris12, Sanjay05, Patterson2004, Ashenden07, Hennessy and Patterson (2006), Parhami (2005), Stallings2010, Pong06

Competences:	
ontent	Generales Goals
Storage systems and their technologyMemory hierarchy: importance of temporal and spatial locality	• Identify the main types of memory technology (eg SRAM, DRAM, Flash, magnetic disk) and their re- ative cost and performance [Familiarity]
• Main memory organization and operations	• Explain the effect of memory latency on runnin time [Familiarity]
 Latency, cycle time, bandwidth, and interleaving Cache memories (address mapping, block size, replacement and store policy) 	• Describe how the use of memory hierarchy (cache virtual memory) is used to reduce the effective memory latency [Usage]
• Multiprocessor cache consistency/Using the memory system for inter-core synchronization/atomic memory operations	Describe the principles of memory management [Us age]Explain the workings of a system with virtual memory management is a system with virtual memory management in the workings of a system with virtual memory management is a system with virtual memory management in the system with virtual memory management is a system with virtual memory m
• Virtual memory (page table, TLB)	ory management [Usage]
• Fault handling and reliability	• Compute Average Memory Access Time under a variety of cache and memory configurations and mixed
\bullet Error coding, data compression, and data integrity	of instruction and data references [Assessment]

Readings: Harris12, Sanjay05, Patterson2004, Ashenden07, Hennessy and Patterson (2006), Parhami (2005), Stallings2010, Pong06

Competences:		
Content	Generales Goals	
 I/O fundamentals: handshaking, buffering, pro- grammed I/O, interrupt-driven I/O Interrupt structures: vectored and prioritized, inter- rupt acknowledgment External storage, physical organization, and drives Buses: bus protocols, arbitration, direct-memory ac- cess (DMA) Introduction to networks: communications networks as another layer of remote access Multimedia support RAID architectures 	 Explain how interrupts are used to implement I/C control and data transfers [Familiarity] Identify various types of buses in a computer system [Familiarity] Describe data access from a magnetic disk drive [Us age] Compare common network organizations, such a ethernet/bus, ring, switched vs routed [Assessment Identify the cross-layer interfaces needed for multimedia access and presentation, from image fetch from remote storage, through transport over a communications network, to staging into local memory and final presentation to a graphical display [Familiarity] Describe the advantages and limitations of RAID architectures [Familiarity] 	

Readings: Harris12, Sanjay05, Patterson2004, Ashenden07, Hennessy and Patterson (2006), Parhami (2005), Stallings2010, Pong06

 Example SIMD and MIMD instruction sets and architectures Interconnection networks (hypercube, shuffleexchange, mesh, crossbar) Shared multiprocessor memory systems and memory consistency Multiprocessor cache coherence Discuss systems ment ar iarity] Describ 	als the concept of parallel processing beyond the von Neumann model [Assessment]
 Example SIMD and MIMD instruction sets and architectures Interconnection networks (hypercube, shuffleexchange, mesh, crossbar) Shared multiprocessor memory systems and memory consistency Multiprocessor cache coherence Discuss systems ment ariarity] Describ 	
via net	e alternative parallel architectures such a nd MIMD [Familiarity] the concept of interconnection networks and arize different approaches [Usage] the special concerns that multiprocessin present with respect to memory manage ad describe how these are addressed [Famil e the differences between memory backplane or memory interconnect, and remote memory works, their implications for access latency pact on program performance [Assessment]

Competences:	
Content	Generales Goals
 Superscalar architecture Branch prediction, Speculative execution, Out-of-order execution Prefetching Vector processors and GPUs Hardware support for multithreading Scalability Alternative architectures, such as VLIW/EPIC, and Accelerators and other kinds of Special-Purpose Processors 	 Describe superscalar architectures and their advartages [Familiarity] Explain the concept of branch prediction and its utitiv [Usage] Characterize the costs and benefits of prefetchin [Assessment] Explain speculative execution and identify the conditions that justify it [Assessment] Discuss the performance advantages that mult threading offered in an architecture along with the factors that make it difficult to derive maximum berefits from this approach [Assessment] Describe the relevance of scalability to performance [Assessment]

- 8. Methodology
- 1. El profesor del curso presentará clases teóricas de los temas señalados en el programa propiciando la intervención de los alumnos.
- 2. El profesor del curso presentará demostraciones para fundamentar clases teóricas.
- 3. El profesor y los alumnos realizarán prácticas
- 4. Los alumnos deberán asistir a clase habiendo leído lo que el profesor va a presentar. De esta manera se facilitará la comprensión y los estudiantes estarán en mejores condiciones de hacer consultas en clase.

9. Assessment Theory Sessions:

The theory sessions are held in master classes with activities including active learning and roleplay to allow students to internalize the concepts.

Practical Sessions:

The practical sessions are held in class where a series of exercises and/or practical concepts are developed through problem solving, problem solving, specific exercises and/or in application contexts.

Evaluation System:

The final grade is obtained through of:

CONTINUOUS ASSESMENT	EVALUATIONS
Continuous assessment 1 : 15 %	Midterm Exam : 30 %
Continuous assessment 2 : 15 $\%$	Final Exam : 40%
30%	70%

Where:

Continuous Assessment: It includes group work, active participation in class, exercise test.

- Continuos assessment 1 (weeks 1 9)
- Continuos assessment 2 (weeks 10 17)

To pass the course you must obtain $11.5 \ {\rm or} \ {\rm more}$ in the final grade .

References

- Hennessy, J. L. and D. A. Patterson (2006). Computer Architecture: A Quantitative Approach. 4th. Morgan Kaufman: San Mateo, CA.
- Parhami, Behrooz (2005). Computer Architecture: From Microprocessors to Supercomputers. Oxford Univ. Press: New York. ISBN: ISBN 0-19-515455-X.